REMARKS

The Office Action in the above-identified application has been carefully considered and this amendment has been presented to place this application in condition for allowance.

Accordingly, reexamination and reconsideration of this application are respectfully requested.

Claims 1–10 are in the present application. It is submitted that these claims were patentably distinct over the prior art cited by the Examiner, and that these claims were in full compliance with the requirements of 35 U.S.C. § 112. The changes to the claims, as presented herein, are not made for the purpose of patentability within the meaning of 35 U.S.C. sections 101, 102, 103 or 112. Rather, these changes are made simply for clarification and to round out the scope of protection to which Applicants are entitled.

Claims 1–4 and 6–9 were rejected under 35 U.S.C. § 102(e) as being anticipated by Yano et al. (U.S. Patent 5,943,498). Yano discloses a processor debugging tool that attempts to address some of the same issues as the present invention. However, as shown in Figure 5, Yano requires a debug module 30 be built into the microprocessor 10. By contrast, the present invention has "said bus-access detection means being external to said controller." (Claims 1 and 6) As shown in Figure 1, the internal bus monitor 5 is connected to the internal bus 4 between the memory 3 and the internal CPU 4. Whereas, Yano's debug module is actually part of the microprocessor. This is an important distinction since one object of the present invention is to overcome the prior art problem of developing a testing chip. (Specification page 2) Further, the present invention uses "a control program stored in storage means in the apparatus." (Claims 1 and 6) In other words, the present monitoring system uses a program stored in memory 3 and

executed by the internal CPU 2 to carry out the debugging process. Whereas, Yano uses a monitor program stored in the external debug tool 60 to send commands to the internal debug module 30 for debugging. (see Figure 5) Therefore, for at least these reasons, Yano fails to anticipate the present invention and the rejected claims should now be allowed.

Claims 5 and 10 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Yano in view of Fasang (U.S. Patent 4,433,413). Fasang is relied on solely to meet the numerically displayed data limitations recited in the rejected dependent claims. However, like Yano, Fasang fails to meet the present invention's "bus-access detection means being external to said controller" limitation. Accordingly, for the previously discussed reasons, the combination of Yano and Fasang fail to obviate the present invention and the rejected claims should now be allowed.

In view of the foregoing amendment and remarks, it is respectfully submitted that the application as now presented is in condition for allowance. Early and favorable reconsideration of the application are respectfully requested.

No additional fees are deemed to be required for the filing of this amendment, but if such are, the Examiner is hereby authorized to charge any insufficient fees or credit any overpayment associated with the above-identified application to Deposit Account No. 50-0320.

-6- 00163392

If any issues remain, or if the Examiner has any further suggestions, he/she is invited to call the undersigned at the telephone number provided below. The Examiner's consideration of this matter is gratefully acknowledged.

Respectfully submitted, FROMMER LAWRENCE & HAUG LLP

Bv:

Darren M. Simon Reg. No. 47,946 (212) 588-0800